


Title		
Size	Number	Revision
A3		
Date:	2016/7/8	Sheet of
File:	C:\Users\3-Peripheral\SchDoc	Drawn By:



### Bootstrapping Pins Description

Pin Name	Boot Strapping Signal Name	Description
UART_TXD1	DBG_JTAG_MODE	0: JTAG_MODE 1: EPHY_LED (default)
PERST_N	XTAL_FREQ_SEL	0: 25 MHz DIP 1: 40 MHz SMD
I2S_SDO	DRAM_TYPE	1: DDR1 0: DDR2
{SPI_MOSI SPI_CLK, SPI_CS1}	CHIP_MODE[2:0]	A vector to set chip function/test/debug modes. 000: Boot from PLL (boot from SPI 3-Byte Addr) 001: Boot from PLL (boot from SPI 4-Byte Addr) 010: Boot from XTAL (boot from SPI 3-Byte Addr) 011: Boot from XTAL (boot from SPI 4-Byte Addr)
PAD_TXD0	EXT_BGCK	1: Test Mode 0: Normal (default)

[note] This pin is valid for MT7628AN only. It needs to be pull-low for 7628KN which only supports DDR1.

Title		
Size	Number	Revision
A4		
Date:	2016/7/8	Sheet of
File:	C:\Users\AS-CONFIG\SchDoc	Drawn By: